

# Series IP320A Industrial I/O Pack 12-Bit High Density Analog Input Board

## **USER'S MANUAL**

### **ACROMAG INCORPORATED**

30765 South Wixom Road P.O. BOX 437

Wixom, MI 48393-7037 U.S.A.

Tel: (248) 624-1541 Fax: (248) 624-9234

Copyright 2005, Acromag, Inc., Printed in the USA. Data and specifications are subject to change without notice.

8500-783-A00L000

The information contained in this manual is subject to change without notice. Acromag, Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag, Inc. assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form, without the prior written consent of Acromag, Inc.

Tak	ole of Contents	Page
1.0	GENERAL INFORMATION	2
	KEY ANALOG INPUT FEATURES	2
	INDUSTRIAL I/O PACK INTERFACE FEATURES	3
	SIGNAL INTERFACE PRODUCTS	3
	INDUSTRIAL I/O PACK SOFTWARE	3
2.0	PREPARATION FOR USE	3
	UNPACKING AND INSPECTION	3
	CARD CAGE CONSIDERATIONS	4
	BOARD CONFIGURATION	4
	Default Hardware Jumper Configuration	4
	Analog Input Range Hardware Jumper Configuration	4
	Power Supply Hardware Jumper Configuration	4
	Control Register Configuration	4
	Analog Input Data Format	4
	CONNECTORS	5
	IP Field I/O Connector (P2)	5
	Analog Input Noise and Grounding Considerations	5
	External Trigger Input	5
	IP Logic Interface Connector (P1)	6
3.0	PROGRAMMING INFORMATION.	6
0.0	ID SPACE	6
	I/O SPACE ADDRESS MAP	6
	Control Register	7
	ADC Convert Command	8
	Read ADC Data	8
	PROGRAMMING.CONSIDERATIONS	8
	Using the Separate ADC Convert & Read Command	8
	Using External Conversion Triggers	9
	USE OF CALIBRATION SIGNALS	9
	Uncalibrated Performance	9
	Calibrated Performance	10
4.0	THEORY OF OPERATION	12
	ANALOG INPUTS.	11
	LOGIC/POWER INTERFACE	13
	IP320 VS. IP320A	13
5.0	SERVICE AND REPAIR	14
	SERVICE AND REPAIR ASSISTANCE	14
	PRELIMINARY SERVICE PROCEDURE	14
	WHERE TO GET HELP	14
6.0	SPECIFICATIONS	14
	GENERAL SPECIFICATIONS	14
	ENVIRNOMENTAL	14
	ANALOG INPUTS	15
	INDUSTRIAL I/O PACK COMPLIANCE	15
	APPENDIX	16
	CABLE: MODEL 5025-550	16
	CABLE: MODEL 5025-551	16
	TERMINATION PANEL: MODEL 5025-552	16
	TRANSITION MODULE: MODEL TRANS-GP	16

DRAWING	<u>ss</u>	Page
4502-043	IP320A JUMPER LOCATIONS	17
4502-044	IP320A BLOCK DIAGRAM	18
4501-435	ANALOG INPUT CONNECTION DIAGRAM.	18
4501-434	IP MECHANICAL ASSEMBLY	19
4501-463	CABLE 5025-551 (SHIELDED)	19
4501-464	TERMINATION PANEL 5025-552	20
4501-465	TRANSITION MODULE TRANS-GP	20

#### **IMPORTANT SAFETY CONSIDERATIONS**

It is very important for the user to consider the possible adverse effects of power, wiring, component, sensor, or software failures in designing any type of control or monitoring system. This is especially important where economic property loss or human life is involved. It is important that the user employ satisfactory overall system design. It is agreed between the Buyer and Acromaq, that this is the Buyer's responsibility.

#### 1.0 GENERAL INFORMATION

The Industrial I/O Pack (IP) Series IP320A module is a 12-bit, high-density, single-size IP analog input board with the capability to monitor 20 differential or 40 single-ended analog input channels. The IP320A utilizes state of the art Surface Mounted Technology (SMT) to achieve its high channel density. It offers a variety of features which make it an ideal choice for many industrial and scientific applications as described below.

Model	Operating Temperature Range
IP320A	0 to 70°C
IP320AE	-40 to 85°C

#### **KEY ANALOG INPUT FEATURES**

- High Channel Count Monitors up to 20 differential, or 40 single-ended analog inputs (acquisition mode and channels are selected via a programmable control register). Up to four units may be mounted on a carrier board providing up to 80 differential inputs, or 160 single-ended inputs in a single system slot.
- 12-bit Accuracy Contains an enhanced, 12-bit, successive approximation Analog to Digital Converter (ADC) with a 4.5uS conversion time.
- High Speed The recommended maximum system throughput rate is 100KHz.
- Multiple Input Range A Hardware DIP switch allows for selectable ranges for both bipolar and unipolar voltage inputs: -5 to +5V, -10 to +10V, and 0 to +10V.
- Programmable Gain Gains of 1, 2, 4, and 8 are programmable via the control register.
- Software/Hardware Trigger Input acquisition can be triggered via software, or by an external hardware input for synchronization to external events.
- Precision References On-board, high-precision voltage references provide the means for accurate and reliable software calibration of the module.

#### **INDUSTRIAL I/O PACK INTERFACE FEATURES**

- High density Single-size, industry standard, IP module footprint. Four units mounted on a carrier board provide up to 80 differential or 160 single-ended channels in a single system slot.
- Local ID Each IP module has its own 8-bit ID PROM which is accessed via data transfers in the "ID Read" space.
- 16-bit I/O Control register Read/Write and A/D Conversion/Read are performed through 16-bit data transfer cycles in the IP module I/O space.
- High Speed Access times for all data transfer cycles are described in terms of "wait" states - (typically 0 to 3 wait states are required for data transfer, see specifications for detailed information).
- Wait/Hold State Support This IP module supports both "wait" states (generated by the IP module) and "Hold" states (generated by the carrier board).

#### SIGNAL INTERFACE PRODUCTS

(See Appendix for more information on compatible products)

This IP module will mate directly to any industry standard IP carrier board. Acromag's AVME9630/9668 3U/6U non-intelligent VMEbus carrier boards and Acromag's APC8620 series PCI bus carrier boards are supported. A wide range of other Acromag IP modules are available to serve your signal conditioning and interface needs.

The cables and termination panels, described in the following paragraphs, are also available. For optimum performance with the 12-bit IP320 analog input module, Acromag recommends the use of the shortest possible length of shielded input cable.

#### Cables:

Model 5025-551-X (Shielded Cable) or Model 5025-550-X (Non-Shielded Cable): A Flat 50-pin cable with female connectors at both ends for connecting AVME9630/9660, or other compatible carrier boards, to Model 5025-552 termination panels. The shielded cable is recommended for optimum performance with precision analog I/O applications, while the unshielded cable is recommended for digital I/O. The cables are available in 4, 7, or 10 feet lengths. Custom lengths (12 feet maximum) are available upon request.

#### **Termination Panel:**

Model 5025-552: DIN-rail mountable panel provides 50 screw terminals for universal field I/O termination. Connects to Acromag AVME9630/9660, or other compatible carrier boards, via flat 50-pin ribbon cable (Model 5025-550-X or 5025-551-X).

#### **Transition Module:**

Model TRANS-GP: This module repeats field I/O connections of IP modules A through D for rear exit from the card cage. It is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. Connects to AVME9630/9660 boards via a flat 50-pin ribbon cable within the card cage (cable Model 5025-550-X or 5025-551-X).

#### **IP MODULE Win32 DRIVER SOFTWARE**

Acromag provides a software product (sold separately) to facilitate the development of Windows (98/Me/2000/XP®) applications accessing Industry Pack modules installed on Acromag PCI Carrier Cards and CompactPCI Carrier Cards. This software (Model IPSW-API-WIN) consists of low-level drivers and Windows 32 Dynamic Link Libraries (DLLS) that are compatible with a number of programming environments including Visual C++, Visual Basic, Borland C++ Builder and others. The DLL functions provide a high-level interface to the carriers and IP modules eliminating the need to perform low-level reads/writes of registers, and the writing of interrupt handlers.

#### **IP MODULE VXWorks SOFTWARE**

Acromag provides a software product (sold separately) consisting of board VxWorks® software. This software (Model IPSW-API-VXW) is composed of VxWorks® (real time operating system) libraries for all Acromag IP modules and carriers including the AVME9670, AVME9660/9630, APC8620A/21A, ACPC8630/35, and ACPC8625. The software is implemented as a library of "C" functions which link with existing user code to make possible simple control of all Acromag PCI boards.

#### IP MODULE QNX SOFTWARE

Acromag provides a software product (sold separately) consisting of board QNX® software. This software (Model IPSW-API-QNX) is composed of QNX® (real time operating system) libraries for all Acromag IP modules and carriers including the AVME9670, AVME9660/9630, APC8620A/21A, ACPC8630/35, and ACPC8625. The software supports X86 PCI bus only and is implemented as library of "C" functions. These functions link with existing user code to make possible simple control of all Acromag IP modules and carriers.

#### 2.0 PREPARATION FOR USE

#### **UNPACKING AND INSPECTION**

Upon receipt of this product, inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.



This board is physically protected with packing material and electrically protected with an anti static bag during shipment. It is recommended that the board be visually inspected for evidence of mishandling prior to applying power.

The board utilizes static sensitive components and should only be handled at a static-safe workstation.

#### **CARD CAGE CONSIDERATIONS**

Refer to the specifications for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the carrier board, plus the installed IP modules, within the voltage tolerances specified.

IMPORTANT: Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature.

The dense packing of the IP modules to the carrier board restricts air flow within the card cage and is cause for concern. Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature and to prolong the life of the electronics. If the installation is in an industrial environment and the board is exposed to environmental air, careful consideration should be given to air-filtering.

#### **BOARD CONFIGURATION**

The board may be configured differently, depending on the application. All allowable jumper settings are discussed in the following sections. Jumper locations are shown in Drawing 4502-043.

Power should be removed from the board when configuring hardware jumpers, installing IP's, cables, termination panels and field wiring. Refer to Drawing 4501-434 and IP documentation for IP configuration and assembly instructions.

#### **Default Hardware Jumper Configuration**

A board shipped from the factory is configured as follows:

- Analog input range is configured for a 10V bipolar input span (i.e. an ADC input range of -5 to +5 Volts).
- Internal ±12 Volt power supplies are used (sourced from P1 connector).
- Programmable software control register bits are set at logic low during power-up reset. The control register should be programmed to the desired gain, mode, and channel configuration before starting ADC analog input acquisition.

#### **Analog Input Range Hardware Jumper Configuration**

The ADC input range is programmed via hardware DIP switch. The DIP switch controls the input voltage span and the selection of unipolar or bipolar input ranges. The configuration of the DIP switch for the different ranges is shown in table 2.1. A switch selected as "ON" would be positioned to the side of the DIP labeled "ON". The DIP switch location is shown in Drawing 4502-043.

#### **Power Supply Hardware Jumper Configuration**

The selection of internal or external analog power supplies is accomplished via hardware jumpers J1 and J2. J1 (J2) controls the selection of either the internal +12 (-12) Volt supply sourced from P1 connector, or the external +15 (-15) Volt supply sourced from the P2 connector. The configuration of the jumpers for the different supplies is shown in the table 2.2. "IN" means that the

pins are shorted together with a shorting clip. "OUT" means the clip has been removed. For a detailed drawing refer to 4502-043.

Table 2.1: Analog Input Range Selections/DIP Switch

Desired ADC Input Range* (VDC)	Required Input Span (Volts)	Required Input Type	Switch Settings ON	Switch Settings OFF
-5 to +5	10	Bipolar	1,3,4,9	2,5,6,7,8
-10 to +10**	20	Bipolar	2,5,6,9	1,3,4,7,8
0 to +10**	10	Unipolar	1,3,4,7	2,5,6,8,9

<sup>\*</sup> Assuming a gain of 1.

Table 2.2: Power Supply Selections (Pins of J1 and J2)

Power Supply Selection*	J1/J2 (1&2)	J1/J2 (2&3)
±12 Volt (Internal, P1)	IN	OUT
±15 Volt (External,	OUT	IN
P2)		

<sup>\*</sup> Internal and external supplies should not be mixed (e.g. do not use +12 Volts with -15 Volts).

WARNING: J3 IS USED FOR FACTORY CALIBRATION ONLY! TREAT THESE PINS AS DO NOT CONNECTS. CONNECTING THSE PINS MAY DAMAGE THE BOARD.

#### **Control Register Configuration**

The control register is software configurable. There are no hardware jumpers associated with it. Control register bits are defined as logic low at reset and must be programmed to the desired gain, acquisition mode, and channel configuration, before starting ADC analog input acquisition (refer to Section 3 for details).

#### **Analog Input Data Format**

The analog input data will appear as Straight Binary for all input ranges. The following tables indicate the relationship between data format (bipolar vs. unipolar) and the ideal analog input voltage to the module.

Table 2.3: Unipolar Straight Binary Analog Data Format\*

Analog Input Voltage	Unipolar Straight Binary Data
(Volts)	(Hex)
9.9976	FFF0
9.9951	FFE0
	·
0.0024	0010
0.0000	0000

<sup>\*</sup> For Table 2.3 it is assumed that the analog input range (unipolar) is 0 to +10 Volts (i.e. with a programmable gain of 1). The 12-bit straight binary data is left-justified within the 16-bit word. The 4 Least Significant Bits (LSB's) are zero and should be ignored in calculations made with the data returned from the IP module.

<sup>\*\*</sup> These ranges can only be achieved with  $\pm 15$ V external power supplies. The input ranges will be clipped if  $\pm 12$ V supplies are used, typically to  $\pm 9$  V maximum inputs.

Table 2.4: Bipolar Straight Binary Analog Data Format\*

Analog Input Voltage (Volts)	Bipolar Straight Binary Data (Hex)
4.9976	FFF0
4.9951	FFE0
0.0024	8010
0.0000	8000
-0.0024	7FF0
:	
-4.9976	0010
-5.0000	0000

<sup>\*</sup> For Table 2.4 it is assumed that the analog input range (bipolar) is -5 to +5 Volts (i.e. with a programmable gain of 1). The straight binary, 12-bit data is left-justified within the 16-bit word. The 4 Least Significant Bits (LSB's) are zero and should be ignored in calculations made with the data returned from the IP module.

#### **CONNECTORS**

#### IP Field I/O Connector (P2)

P2 provides the field I/O interface connector for mating IP modules to the carrier board. P2 is a 50-pin receptacle female header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are supplied with the module to provide additional stability for harsh environments (see Mechanical Assembly Drawing 4501-434). The field and logic side connectors are keyed to avoid incorrect assembly. P2 pin assignments are unique to each IP model (see Table 2.5) and normally correspond to the pin numbers of the front-panel, field I/O interface connector on the carrier board (you should verify this for your carrier board).

In Table 2.5, channel designations are abbreviated to save space. For example, single-ended channel 0 is abbreviated as "SCH00"; the +input for differential channel 0 is abbreviated as "+DCH00". Both of these labels are attached to pin 1, but only one applies according to whether the input is single-ended or differential (i.e. if your inputs are applied differentially, follow the differential channel labeling for each channel's + and - input leads).

#### **Analog Input Noise and Grounding Considerations**

Differential inputs require two leads (+ and -) per channel, and provide rejection of common mode voltages. This allows the desired signal to be accurately measured. However, the signal being measured cannot be floating—it must be referenced to analog common on the IP module and be within the normal input voltage range.

Differential inputs are the best choice when the input channels are sourced from different locations having slightly different ground references. See Drawing 4501-435 for analog input connections for differential and single-ended inputs.

Table 2.5: IP320A Field I/O Pin Connections (P2)

Pin Description	Number	Pin Description	Number
SCH00/+DCH00	1	SCH32/-DCH12	26
SCH20/-DCH00	2	SCH13/+DCH13	27
SCH01/+DCH01	3	SCH33/-DCH13	28
SCH21/-DCH01	4	SCH14/+DCH14	29
SCH02/+DCH02	5	SCH34/-DCH14	30
SCH22/-DCH02	6	SCH15/+DCH15	31
SCH03/+DCH03	7	SCH35/-DCH15	32
SCH23/-DCH03	8	SCH16/+DCH16	33
SCH04/+DCH04	9	SCH36/-DCH16	34
SCH24/-DCH04	10	SCH17/+DCH17	35
SCH05/+DCH05	11	SCH37/-DCH17	36
SCH25/-DCH05	12	SCH18/+DCH18	37
SCH06/+DCH06	13	SCH38/-DCH18	38
SCH26/-DCH06	14	SCH19/+DCH19	39
SCH07/+DCH07	15	SCH39/-DCH19	40
SCH27/-DCH07	16	SENSE	41
SCH08/+DCH08	17	SENSE	42
SCH28/-DCH08	18	COMMON	43
SCH09/+DCH09	19	COMMON	44
SCH29/-DCH09	20	RESERVED	45
SCH10/+DCH10	21	RESERVED	46
SCH30/-DCH10	22	-15V DC	47
SCH11/+DCH11	23	*Ext Trigger	48
SCH31/-DCH11	24	+15V DC	49
SCH12/+DCH12	25	SHIELD	50

<sup>\*</sup> Indicates an Active-Low Signal.

Single-ended inputs only require a single lead (+) per channel, with a shared "sense" (reference) lead for all channels, and can be used when a large number of input channels come from the same location (e.g. printed circuit board). The channel density doubles when using single-ended inputs, and this a powerful incentive for their use. However, caution must be exercised since the single "sense" lead references all channels to the same common which will induce noise and offset if they are different.

The IP320A is non-isolated, since there is electrical continuity between the logic and field I/O grounds. As such, the field I/O connections are not isolated from the carrier board and backplane. Care should be taken in designing installations without isolation to avoid noise pickup and ground loops caused by multiple ground connections. This is particularly important for analog inputs when a high level of accuracy/resolution is needed (12-bits or more). Contact your Acromag representative for information on our many isolated signal conditioning products that could be used to interface to the IP320A input module.

#### **External Trigger Input**

The external trigger signal on P2 is an active-low input which may be used for synchronizing the ADC conversion of analog inputs from several IP modules to external events. The external trigger must be a 5 Volt logic, TTL-compatible, debounced signal referenced to analog common. Note that the IP320A provides 125ns of debounce on the external trigger input. The conversion is triggered on the falling edge of a normally high signal.

The trigger pulse must be low for a minimum of 250nS to guarantee acquisition. The external trigger may remain low for an indefinite period of time. However, it must return to a high state for a minimum of 250nS prior to a subsequent trigger. See Section 3 for programming information.

#### IP Logic Interface Connector (P1)

The pin assignments of P1 are standard for all IP modules according to the Industrial I/O Pack Specification (see Table 2.6). Note that the IP320A does not utilize all of the logic signals defined for the P1 connector. Logic lines NOT USED used by this model are indicated in **BOLD ITALICS**.

Table 2.6: Standard Logic Interface Connections (P1)

Pin Description Number		Pin Description	Number
GND	1	GND	26
CLK	CLK 2 +5		27
Reset <sup>1</sup>	3	R/W <sup>1</sup>	28
D00	4	IDSEL <sup>1</sup>	29
D01	5	DMAReq0 <sup>1</sup>	30
D02	6	MEMSEL <sup>1</sup>	31
D03	7	DMAReq1 <sup>1</sup>	32
D04	8	IntSel <sup>1</sup>	33
D05	9	DMAck0 <sup>1</sup>	34
D06	10	IOSEL <sup>1</sup>	35
D07	11	RESERVED <sup>2</sup>	36
D08	12	A1	37
D09	13 <b>DMAEnd</b> <sup>1</sup>		38
D10	14	A2	39
D11	15	ERROR <sup>1, 2</sup>	40
D12	16	A3	41
D13	17	INTReq0 <sup>1</sup>	42
D14	18	A4	43
D15	19	INTReq1 <sup>1</sup>	44
BS0 <sup>1</sup>	20	A5	45
BS1 <sup>1</sup>	21	STROBE <sup>1</sup>	46
-12V	22	A6	47
+12V	23	ACK <sup>1</sup>	48
+5V	24	RESERVED <sup>2</sup>	49
GND	25	GND	50

1. Signal is active-low.

are keyed to avoid incorrect assembly.

2. Line is reserved for factory programming. **BOLD ITALIC** Logic Lines are NOT USED by this IP Model.

P1 of the IP module provides the logic interface to the mating connector on the carrier board (see Table 2.6). This connector is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are supplied with the IP module to provide additional stability for harsh environments (see Drawing 4501-434 for assembly details). Field and logic side connectors

#### 3.0 PROGRAMMING INFORMATION

#### ID SPACE- (Read Only, 32 odd-byte addresses)

Each IP module contains an identification (ID) PROM that resides in the ID space per the IP module specification. This area of memory contains 32 bytes of information at most. Both fixed and variable information may be present within the ID PROM. Fixed information includes the "IPAC" identifier, model number, and manufacturer's identification codes. Variable information includes unique information required for the module. The IP320A ID information does not contain any variable (e.g. unique calibration) information. ID space bytes are addressed using only the odd addresses in a 64 byte block (on the "Big Endian" VMEbus). Even addresses are used on the "Little Endian" PCI bus. The IP320A ID space contents are shown in Table 3.1. Note that the base-address for the IP module ID space (see your carrier board instructions) must be added to the addresses shown to properly access ID space. Execution of an ID space read requires 0 wait states.

Table 3.1: IP320A ID Space Identification (ID) PROM

Hex Offset From ID PROM Base Address	ASCII Character Equivalen t	Numeric Value (Hex)	Field Description
01	I	49	All IP's have 'IPAC'
03	Р	50	
05	Α	41	
07	С	43	
09		A3	Acromag ID Code
0B		32	IP Model Code <sup>1</sup>
0D		00	Not Used (Revision)
0F		00	Reserved
11		00	Not Used (Driver ID Low Byte)
13		00	Not Used (Driver ID High Byte)
15		0C	Total Number of ID PROM Bytes
17		2E	CRC
19 to 3F		00	Not Used

#### Notes (Table 3.2):

 The IP model number is represented by a two-digit code within the ID space (the IP320A model is represented by 32 Hex).

#### I/O SPACE ADDRESS MAP

This board is addressable in the Industrial Pack I/O space to control the acquisition of analog inputs from the field. The I/O space may be as large as 64, 16-bit words (128 bytes) using address lines A1..A6, but the IP320A only uses a portion of this space. The I/O space address map for the IP320A is shown in Table 3.2. Note the base address for the IP module I/O space (see your carrier board instructions) must be added to the addresses shown to properly access the I/O space. All accesses are performed on a 16-bit word basis (D0..D15).

Table 3.2: IP320A I/O Space Address Memory Map

Table 3.2:	IP320A I/O Space Address Memory Map				
Base Add+ (Hex)	Even Byte D15 D08	Odd Byte D07	D00	Base Add+ (Hex)	
00	R/W - Con	trol Register		01	
02 ↓ 0E	Repeated Co	ntrol Register <sup>1</sup>		03 ↓ 0F	
10	W - ADC Con	vert Command		11	
12 ↓ 1E	Repeated ADC C	13 ↓ 1F			
20	R - Read	R - Read ADC Data			
22 ↓ 2E	Repeated Read ADC Data <sup>1</sup>			23 ↓ 2F	
30 ↓ 3E	Not Used <sup>2</sup>			31 ↓ 3F	
40 ↓ 4E	Rese	41 ↓ 4F			
50 ↓ 7E	Not	51 ↓ 7F			

#### Notes (Table 3.1):

- Registers appear in multiple locations in the memory map because of simplified address decoding (these locations can be ignored).
- The IP will respond to addresses that are "Not Used" with an active IP module acknowledge ACK\*. The board will return "0" for all address reads that are not used or reserved.

This memory map reflects byte accesses using the "Big Endian" byte ordering format. Big Endian is the convention used in the Motorola 68000 microprocessor family and is the VMEbus convention. In Big Endian, the lower-order byte is stored at odd-byte addresses. The Intel x86 family of microprocessors uses the opposite convention, or "Little Endian" byte ordering. Little Endian uses even-byte addresses to store the low-order byte. As such, installation of this module on a PC carrier board will require the use of the even address locations to access the lower 8-bit data while on a VMEbus carrier use of odd addresses locations are required to access the lower 8-bit data. The function of each register noted in Table 3.1 will be discussed in the following sections

#### Control Register - (Read/Write, Base + 00H)

The IP320A Control Register reflects and controls analog input channel data acquisition functions. This register must be written/read, one word (D16) at a time. Execution of a Control Register read (write) requires 0 (1) wait states. At reset all bits are set to 0. The function of each bit is described as follows:

#### **EVEN Byte**

MSB D15	D14	D13	D12	D11	D10	D09	LSB D08
CTRIG	Data	Not	Not	Not	Not	MODE	MODE
	Ready	used	used	used	used	1	0

#### **ODD Byte**

MSB D07	D06	D05	D04	D03	D02	D01	LSB D00
GSEL	GSEL	Not	SEL	CH3	CH2	CH1	CH0
1	0	used	HIGH				

Bit 15: When read, the CTRIG bit indicates whether an ADC conversion has been triggered, either by software command or external trigger input. If the bit reads high, the conversion could be taking place or has been completed. CTRIG is cleared by reading the ADC data. Writing to this bit position will have no effect.

Bit 14: The Data Ready bit indicates if an ADC convert command has completed and valid data resides in the ADC Data Register. If the bit reads high, then valid data awaits in the ADC data register from the previous conversion. Data Ready is cleared by reading the ADC data register. Writing to this bit position will have no effect.

Bits 13-10: Not used - if read will return data written to those bit positions.

Bits 9 & 8: Control the input acquisition mode as described in the following table:

Acquisition Mode	MODE1 Bit (D09)	MODE0 Bit (D08)
Differential Input	0	0
CH0-19 & CAL0-3		
Single-ended Input	0	1
CH0-19		
Single-ended Input	1	0
CH20-39		
Auto Zero Input*	1	1

<sup>\*</sup> Auto Zero input is enabled by the mode bits, overriding all channel selection bits.

Bits 7 & 6: Control the programmable gain setting as described in the following table:

Desired Gain Setting	GSEL1 Bit (D07)	GSEL0 Bit (D06)
1	0	0
2	0	1
4	1	0
8	1	1

Bit 5: Not used - if read will return data written to the bit position.

Bit 4: The SEL HIGH bit acts as the MSB for analog input channel selection. As such, its action is grouped with that of bits 3-0 (see following).

Bits 3-0: Control the selection of analog input channels per the following table. Note that the SEL HIGH bit and MODE bits are also shown to completely define the channel selection. When MODE 1 & MODE 0 are both 0, differential channels 0-19 and calibration voltages 0-3 may be selected; when MODE 1 is 0 and MODE 0 is 1, single-ended channels 0-19 may be selected; when MODE 1 is 1 and MODE 0 is 0, single-ended channels 20-39 may be selected; when both MODE 1 & MODE 0 are 1, the Auto Zero input is selected regardless of any other bit levels.

other bit levels.							
	SEL	CH3	CH2	CH1	CH0	Mode	Mode
	HIGH					1	0
Desired	Bit	Bit	Bit	Bit	Bit	Bit	Bit
Chan.	D04	D03	D02	D01	D00	D09	D08
0	0	0	0	0	0	0	0/1
1	0	0	0	0	1	0	0/1
2	0	0	0	1	0	0	0/1
3	0	0	0	1	1	0	0/1
4	0	0	1	0	0	0	0/1
5	0	0	1	0	1	0	0/1
6	0	0	1	1	0	0	0/1
7	0	0	1	1	1	0	0/1
8	0	1	0	0	0	0	0/1
9	0	1	0	0	1	0	0/1
10	0	1	0	1	0	0	0/1
11	0	1	0	1	1	0	0/1
12	0	1	1	0	0	0	0/1
13	0	1	1	0	1	0	0/1
14	0	1	1	1	0	0	0/1
15	0	1	1	1	1	0	0/1
16	1	0	0	0	0	0	0/1
17	1	0	0	0	1	0	0/1
18	1	0	0	1	0	0	0/1
19	1	0	0	1	1	0	0/1
CAL0	1	0	1	0	0	0	0
CAL1	1	0	1	0	1	0	0
CAL2	1	0	1	1	0	0	0
CAL3	1	0	1	1	1	0	0
20	0	0	0	0	0	1	0
21	0	0	0	0	1	1	0
22	0	0	0	1	0	1	0
23	0	0	0	1	1	1	0
24	0	0	1	0	0	1	0
25	0	0	1	0	1	1	0
26	0	0	1	1	0	1	0
27	0	0	1	1	1	1	0
28	0	1	0	0	0	1	0
29	0	1	0	0	1	1	0
30	0	1	0	1	0	1	0
31	0	1	0	1	1	1	0
32	0	1	1	0	0	1	0
33	0	1	1	0	1	1	0
34	0	1	1	1	0	1	0
35	0	1	1	1	1	1	0
36	1	0	0	0	0	1	0
37	1	0	0	0	1	1	0
38	1	0	0	1	0	1	0
39	1	0	0	1	1	1	0
Auto	X	X	X	Х	Х	1	1
Zero							

#### ADC Convert Command - (Write, Base + 10H)

The ADC Convert Command is a write only register (will not respond to reads) that is used to trigger a conversion. The data written to this location should be all ones to reduce digital noise, although the write action alone is sufficient to trigger the conversion. Note that a write to this register during an A/D conversion will have no effect. Execution of this command requires 1 wait state.

D15D00
FFFF

NOTE: "FFFF" means that all bits are programmed as ones.

#### Read ADC Data - (Read, Base + 20H)

Use the Read ADC Data command to read the results of the last ADC conversion. This command should be used following the ADC Convert command or an external trigger input. Bit 15 (CTRIG) in the Control Register can be used to determine if a conversion has been triggered, either by software command or external trigger input. Bit 14 (Data Ready) in the Control Register can be used to determine if a conversion has been completed. If the Read ADC Data command is executed while the ADC conversion is taking place, then the IP320A will institute wait states until the data is available (up to 4.5 uS) before providing the ADC data and completing the cycle. Execution of the read command requires 2 wait states, if the ADC conversion completed prior to initiating the read command. The execution of this command will reset the CTRIG and Data Ready bits in the Control Register.

The 12-bits of data are left-justified within the 16-bit word. The four LSB's will always read as 0. Data format is Straight Binary. A Reset will set all bits of this register to '0'.

MSB			ı	LSB
D15	$\rightarrow$	D4	D03 →	D0
ΑI	DC DA1	ΓΑ	000	0

## PROGRAMMING CONSIDERATIONS FOR ACQUIRING ANALOG INPUTS

The IP320A provides two different methods of analog input acquisition to give the user maximum flexibility for each application. The following sections describe the features of each and how to best use them.

#### **Using the Separate ADC Convert and Read Commands**

Use of the separate convert and read commands is a straightforward and accurate way to acquire data. This method is useful for most applications.

#### **Programming Example (Separate ADC Convert & Read)**

NOTE: For this example it is assumed that the external trigger input is NOT being used to trigger conversions.

- Write to the control register to configure the acquisition mode, gain, and channel selections.
- 2. Delay to allow for input settling.
- 3. Execute the ADC Convert command.
- 4. Write to the control register to configure the acquisition mode, gain, and channel selections for the next acquisition if they are different. This may be done while the conversion is in progress because the ADC is in the hold mode.
- The ADC conversion takes several microseconds. This time can be put to use for other purposes (e.g. calibration of ADC channel data).
- Read ADC Data if the conversion is still in progress, the read command will generate wait states until it can deliver the data.
- 7. Repeat steps 3-6 as required to acquire additional analog input samples. Note that the input settling delay does not have to be inserted, since writing to the control register to configure for the next acquisition, immediately after initiating the previous conversion, will allow the input to adequately settle before the next conversion is started. The overlapping of these tasks with the ADC conversion cycle is what gives rise to "pipelined" operation and maximum system throughput.

#### **Using External Conversion Triggers**

External hardware triggers are generated by the user via an external TTL compatible input through the field I/O connector (see Section 2) - make sure that all pertinent voltage and pulse width constraints are met. The conversion is initiated on the falling edge of the external trigger signal. This type of conversion triggering is useful for synchronizing the ADC conversion of analog inputs (e.g. several IP320A's) to external events. Precise time intervals between conversions can be achieved with an external timing device. Note that external triggers that occur during an A/D conversion cycle will be ignored.

#### **Programming Example (External Conversion Trigger)**

NOTE: For this example it is assumed that the external trigger input is being used to trigger conversions.

- 1. Write to the control register to setup the acquisition mode, gain, and channel selections.
- 2. Delay to allow for input settling.
- Poll Bit 15 (CTRIG) in the control register to determine when an ADC conversion has been triggered (this assumes some prior knowledge in the application program that a hardware external trigger will occur for a particular channel's conversion).
- 4. Read ADC Data if the conversion is still in progress, the read command will generate wait states until it can deliver the data. The Read ADC Data command will reset the CTRIG bit in the control register to prepare for the next external trigger.
- 5. Repeat steps 3-4 for acquisition of the same input. Otherwise, repeat steps 1-4 as required.

#### **USE OF CALIBRATION SIGNALS**

Reference signals for analog input calibration have been provided to improve the accuracy over the uncalibrated state. The use of software calibration allows the elimination of hardware calibration potentiometers traditionally used in precision analog front ends. A comparison of the uncalibrated and software calibrated performance is shown to illustrate the importance of the software calibration.

#### **Uncalibrated Performance**

The uncalibrated performance is affected by two primary error sources. These are the Programmable Gain Amplifier (PGA) and the Analog to Digital Converter (ADC). The untrimmed PGA and ADC have the following performance:

#### PGA206AU @25<sup>O</sup>C:

Linearity Error is  $\pm 0.005\%$  Maximum (i.e. 1/4 LSB). Offset Error RTI is  $\pm 1$ mv Typical;  $\pm 2.5$ mV Maximum. Gain Error is 0.01% typical, 0.1% maximum for all gains.

#### (ADC) ADS8508 @25°C:

Linearity Error is  $\pm$  0.5 LSB Maximum. Unipolar Zero Error is  $\pm$  5 mV Maximum. Bipolar Zero Error is  $\pm$  1 mV Maximum. Full Scale Calibration Error is  $\pm$  0.5% of span, Maximum.

Table 3.3: Maximum Overall Uncalibrated Error at 25°C

Input Range (Volts)	PGA Gain	ADC Range (Volts)	Max Offset Error (±LSB)	Max Gain Error (±LSB )
-5 to +5	1	-5 to +5	1.43	22.53
-2.5 to +2.5	2	=	ű	"
-1.25 to +1.25	4	=	"	"
-0.625 to +0.625	8	"	"	"
-10 to +10	1	-10 to +10	0.72	"
-5 to +5	2	"	"	"
-2.5 to +2.5	4	"	"	"
-1.25 to +1.25	8	"	"	"
0 to +10	1	0 to +10	3.08	24.58
0 to +5	2	"	"	"
0 to +2.5	4	"	u	"
0 to +1.25	8	"	"	"

Note that the worst case non-linearity error is  $\pm 0.75$  LSB (the sum of the ½ LSB non-linearity of the ADC and the ¼ LSB non-linearity of the PGA).

#### **Calibrated Performance**

Very accurate calibration of the IP320A can be accomplished by using calibration voltages present on the board. The four voltages and the analog ground reference are used to determine the endpoints of a straight line which defines the analog input characteristic. The calibration voltages are precisely adjusted at the factory to provide optimum performance, as detailed in the following table:

Calibration Signal	Ideal Value (Volts)	Maximum Tolerance @25 <sup>O</sup> C (Volts)	Maximum Temperature Drift (ppm/ <sup>O</sup> C)
Auto Zero	0.0000	±0.0002	0
CAL0	4.9000	±0.0005	±15
CAL1	2.4500	±0.0005	±20*
CAL2	1.2250	±0.0004	"
CAL3	0.6125	±0.0002	"

<sup>\*</sup> Worst case temperature drift is the sum of the  $\pm 15$  ppm/ $^{\circ}$ C drift of the calibration voltage reference plus the ±5 ppm/OC drift of the resistors in the voltage divider.

The calibration voltages are used with the auto zero signal to find two points that determine the straight line characteristic of the analog front end for a particular range. The recommended calibration voltage selection for each range is summarized in the following table:

Table 3.4: Recommended Calib. Voltages For Input Ranges

	1000111111	onaca can	D. Voltages For I	
Input Range (Volts)	PGA Gain	ADC Range (Volts)	Rec. Low Calib. Voltage "VoltCALLO" (Volts)	Rec. High Calib. Voltage "VoltCALHI" (Volts)
-5 to +5	1	-5 to +5	0.0000 (A. Z.)	4.9000 (CAL0)
-2.5 to +2.5	2	"	"	2.4500 (CAL1)
-1.25 to +1.25	4	"	"	1.2250 (CAL2)
-0.625 to +0.625	8	"	"	0.6125 (CAL3)
-10 to +10	1	-10 to +10	"	4.9000 (CAL0)
-5 to +5	2	"	"	4.9000 (CAL0)
-2.5 to +2.5	4	"	"	2.4500 (CAL1)
-1.25 to +1.25	8	"	"	1.2250 (CAL2)
0 to +10	1	0 to +10	0.6125 (CAL3)	4.9000 (CAL0)
0 to +5	2	"	II .	4.9000 (CAL0)
0 to +2.5	4	"	II .	2.4500 (CAL1)
0 to +1.25	8	"	"	1.2250 (CAL2)

The following equation (1) is used to correct the actual ADC data (i.e. the uncorrected bit count read from the ADC) making use of the calibration voltages and range constants.

$$Corrected\_Count = \left[ \frac{4096 * m}{Ideal\_Volt\_Span} \right] *$$

$$Count\_Actu \quad al + \frac{(Volt\_CALLO}{m} * Gain) - Ideal\_Zero - Count\_CALLO \right] (1)$$

where, "m" represents the actual slope of the transfer characteristic as defined in equation 2:

$$m = Gain * \left[ \frac{Volt_{CALHI} - Volt_{CALLO}}{Count_{CALHI} - Count_{CALLO}} \right]$$
 (2)

The Programmable Gain

Amplifier Setting Used (See

Table 3.7)

High Calibration Voltage VoltCALHI

(See Table 3.7)

VoltCALLO Low Calibration Voltage (See Table 3.7)

CountCALHI Actual ADC Data Read With

High Calibration Voltage Applied Actual ADC Data Read With Low

CountCALLO Calibration Voltage Applied

> Ideal ADC Voltage Span (See Table 3.8)

Gain

Ideal\_Volt\_Span

**Count\_Actual** = Actual Uncorrected ADC Data

For Input Being Measured

ideal\_Zero = Ideal ADC Input For "Zero" (See

Table 3.8)

Table 3.5: Ideal Voltage Span and Zero For Input Ranges

Input Range	PGA	ADC Range	"Ideal_Volt _Span"	"Ideal_ Zero"
(Volts)	Gain	(Volts)	(Volts)	(Volts)
-5 to +5	1	-5 to +5	10.0000	-5.0000
-2.5 to +2.5	2	"	"	"
-1.25 to +1.25	4	"	"	"
-0.625 to	8	"	"	"
+0.625				
-10 to +10	1	-10 to +10	20.0000	-10.0000
-5 to +5	2			"
-2.5 to +2.5	4	"	"	"
-1.25 to +1.25	8	"	"	"
0 to +10	1	0 to +10	10.0000	0.0000
0 to +5	2	"	"	"
0 to +2.5	4	"	"	"
0 to +1.25	8		"	"

The calibration parameters (Count<sub>CALHI</sub> and Count<sub>CALLO</sub>) for each active input range should be determined at startup and updated periodically (e.g. once an hour, or more often if ambient temperatures change) to obtain the best accuracy. Note that several readings (e.g. 16) of the calibration parameters should be taken via the ADC and averaged to reduce the measurement uncertainty.

#### **Calibration Programming Example 1**

Assume that the input range is -10 to +10 volts. Channel 0 is connected differentially, and corrected input channel data is desired. From Tables 3.4 & 3.5, several calibration parameters can be determined:

Gain = 1 (From Table 3.4)

VoltCALHI = 4.9000 volts (CAL0; From Table 3.4) VoltCALLO = 0.0000 volts (Auto Zero; From Table 3.4)

The calibration parameters (Count<sub>CALHI</sub> and Count<sub>CALLO</sub>) remain to be determined before uncorrected input channel data can be taken and corrected.

- To prepare to measure Count<sub>CALLO</sub>, write to the Control Register (@Base + 00H) to setup the auto zero acquisition mode and PGA gain = 1 by writing 0300H. Note that "not used" and "don't care" bits are set to zero.
- 2. Delay to allow for input settling.
- 3. Execute ADC Convert Command (@Base + 10H).
- Execute Read ADC Data Command (@Base + 20H). Note that the 12-bit data is left-justified within the 16-bit word.
- Repeat steps 3 and 4 several times (e.g. 16) and take the average of the ADC results. Save this number as Countage of the ADC results.
- Count<sub>CALLO</sub>.

  6. To prepare to measure Count<sub>CALHI</sub>, write to the Control Register (@Base + 00H) to setup the CAL0 acquisition mode and PGA gain = 1 by writing 0014H. Note that "not used" bits are set to zero.
- 7. Delay to allow for input settling.
- 8. Execute ADC Convert Command (@Base + 10H).
- 9. Execute Read ADC Data Command (@Base + 20H). Note that the 12-bit data is left-justified within the 16-bit word.
- 10. Repeat steps 8 and 9 several times (e.g. 16) and take the average of the ADC results. Save this number as Count<sub>CALHI</sub>.
  11. Calculate m = actual\_slope from equation 2, since all
- Calculate m = actual\_slope from equation 2, since al parameters are known.

It is now possible to correct input channel data from any input channel using the same input range (i.e. -10 to +10 volts with a PGA gain = 1). Repeat steps 1-11 periodically to remeasure the calibration parameters (Count $_{CALH}$ ) and Count $_{CALH}$ ) as required.

- 12. To prepare to measure channel 0 differentially, write to the Control Register (@Base + 00H) to setup the differential input channel 0 acquisition mode and PGA gain = 1 by writing 0000H. Note that "not used" bits are set to zero.
- 13. Delay to allow for input settling.
- 14. Execute ADC Convert Command (@Base + 10H).
- 15. Execute Read ADC Data Command (@Base + 20H). Note that the 12-bit data is left-justified within the 16-bit word. This data represents the uncorrected "Count\_Actual" term in equation 1. Since all parameters on the right hand side of equation 1 are known. Calculate the calibrated value "Corrected\_Count". This is the desired, corrected value for input channel 0.
- Repeat steps 12-15 to re-measure channel zero's data as desired.

#### Calibration Programming Example 2

Assume that the input range is 0 to +1.25 volts. Channel 39 is connected single-ended, and corrected input channel data is desired. From Tables 3.4 and 3.5, several calibration parameters can be determined:

Gain = 8 (From Table 3.4)

Volt<sub>CALHI</sub> = 1.2250 volts (CAL2; From Table 3.4)

Volt<sub>CALLO</sub> = 0.6125 volts (CAL3; From Table 3.4)

Ideal\_Volt\_Span = 10.0000 volts (From Table 3.5)
Ideal\_Zero = 0.0000 volts (From Table 3.5)

The calibration parameters (Count<sub>CALHI</sub> and Count<sub>CALLO</sub>) remain to be determined before uncorrected input channel data can be taken and corrected.

- To prepare to measure Count<sub>CALLO</sub>, write to the Control Register (@Base + 00H) to setup the CAL3 acquisition mode and PGA gain = 8 by writing 00D7H. Note that "not used" bits are set to zero.
- 2. Delay to allow for input settling.
- 3. Execute ADC Convert Command (@Base + 10H).
- Execute Read ADC Data Command (@Base + 20H). Note that the 12-bit data is left-justified within the 16-bit word.
- Repeat steps 3 and 4 several times (e.g. 16) and take the average of the ADC results. Save this number as Count<sub>CALLO</sub>.
- To prepare to measure Count<sub>CALHI</sub>, write to the Control Register (@Base + 00H) to setup the CAL2 acquisition mode and PGA gain = 8 by writing 00D6H. Note that "not used" bits are set to zero.
- 7. Delay to allow for input settling.
- 8. Execute ADC Convert Command (@Base + 10H).
- Execute Read ADC Data Command (@Base + 20H). Note that the 12-bit data is left-justified within the 16-bit word.
- Repeat steps 8 and 9 several times (e.g. 16) and take the average of the ADC results. Save this number as Count<sub>CALHI</sub>.
- Calculate m = actual\_slope from equation 2, since all parameters are known.

It is now possible to correct input channel data from any input channel using the same input range (i.e. 0 to +1.25 volts with a PGA gain = 8). Repeat steps 1-11 periodically to remeasure the calibration parameters (Count\_CALH) and Count\_CALHO) as required.

- 12. To prepare to measure channel 39 single-ended, write to the Control Register (@Base + 00H) to setup the single-ended input channel 39 acquisition mode and PGA gain = 8 by writing 02D3H. Note that "not used" bits are set to zero.
- 13. Delay to allow for input settling.
- 14. Execute ADC Convert Command (@Base + 10H).
- 15. Execute Read ADC Data Command (@Base + 20H). Note that the 12-bit data is left-justified within the 16-bit word. This data represents the uncorrected "Count\_Actual" term in equation 1. Since all parameters on the right hand side of equation 1 are known. Calculate the calibrated value "Corrected\_Count". This is the desired, corrected value for input channel 39.
- Repeat steps 12-15 to re-measure channel 39's data as desired.

Error checking should be performed on the "Corrected\_Count" value to make sure that calculated values below 0 or above 4095 are restricted to those end points. Note that the software calibration cannot recover signals near the end points of each range which are clipped off due to the uncalibrated hardware (e.g. PGA and ADC).

The maximum corrected (i.e. calibrated) error is summarized in Table 3.6 as the worst case accuracy possible for each range. It is the sum of error components due to ADC quantization of the low and high calibration signals, PGA and ADC linearity error, and the absolute errors of the recommended calibration voltages at 25°C. Typical accuracies are significantly better.

Table 3.6: Maximum Overall Calibrated Error @25°C

Input Range (Volts)	PGA Gain	ADC Range (Volts)	Max Error ± LSB(%
			Span)
-5 to +5	1	-5 to +5	1.8 (0.044)
-2.5 to +2.5	2	"	2.1 (0.051)
-1.25 to +1.25	4	"	2.5 (0.061)
-0625 to +0.625	8	"	2.9 (0.071)
-10 to +10	1	-10 to +10	2.8 (0.069)
-5 to +5	2	"	1.8 (0.044)
-2.5 to +2.5	4	"	2.1 (0.051)
-1.25 to +1.25	8	"	2.5 (0.061)
0 to +10	1	0 to +10	3.2 (0.078)
0 to +5	2	"	2.2 (0.055)
0 to +2.5	4	"	3.1 (0.076)
0 to +1.25	8	"	5.1 (0.125)

#### 4.0 THEORY OF OPERATION

This section describes the functionality of the IP320A circuitry. Refer to the block diagram of Drawing 4502-044 as you study the following paragraphs.

#### **ANALOG INPUTS**

The field I/O interface (via the carrier board) is through connector P2. Field analog inputs are non-isolated. This means that the field analog return and logic common have a direct electrical connection. Care must be taken to avoid ground loops and excessive common mode voltage (see Section 2 for connection recommendations). These can cause measurement error, and with extreme abuse, circuit damage.

Analog inputs and calibration voltages are selected via CMOS analog multiplexers (MUX's). A software programmable control register contains gain, acquisition mode (e.g. single-ended or differential) and channel selection information to control the multiplexers. Up to 40 single-ended inputs can be monitored, where each channel's +input is individually selected along with a single sense lead for all channels. Up to 20 differential inputs can be monitored, where each channel's + and - inputs are individually selected. Single-ended and differential channels cannot be mixed (i.e. they must all be single-ended or differentially wired). A Programmable Gain (Instrumentation) Amplifier (PGA) takes as input the selected channel's + and - inputs (or + and sense) and outputs a single-ended voltage proportional to it. The gain can be 1, 2, 4, or 8, and is selected through the control register.

The output of the PGA feeds the Analog to Digital Converter (ADC). The A/D Converter is a state of the art, 12-bit, successive approximation converter with a built-in Sample and Hold (S/H) circuit. The S/H goes into the hold mode when a conversion is initiated. This maintains the selected channel's voltage constant until the A/D Converter has accurately digitized the input. Then it returns to the sample mode to acquire the next channel. Once a conversion has been started, the control register can be updated for the next channel. This allows the input to settle for the next channel while the previous channel is converting, which gives rise to the pipelined mode of operation (and maximum system throughput).

A miniature DIP switch on the board control the range selection for the A/D Converter (-5 to +5, -10 to +10, or 0 to +10 Volts) as detailed in Section 2. DIP switch selection should be made prior to powering the unit. Thus, all channels will use the same A/D Converter range. However, the analog input range can vary on an individual channel basis depending on the programmable gain selection.

The logic interface provides  $\pm 12$  Volt supplies to the analog circuitry. The -10 to +10 and 0 to +10 Volt A/D Converter ranges will be clipped if these supplies are used, typically to  $\pm 9$  Volt maximum inputs. The user has the option of providing  $\pm 15$  Volt external supplies to fully utilize input ranges to  $\pm 10$  Volts. These supplies are selected via hardware jumpers J1 and J2 as detailed in Section 2. Note that jumper selection should be made prior to powering the unit. Further, internal and external supplies should not be mixed (e.g. do not use +12 Volts with -15 Volts).

The board contains four precision voltage references and a ground (autozero) reference for use in calibration. These provide considerable flexibility in obtaining accurate calibration for any desired ADC range and gain combination, when compared to fixed hardware potentiometers for offset and gain calibration of the ADC and PGA. The calibration signals are selected (multiplexed into the PGA) like any other input channel.

#### LOGIC/POWER INTERFACE

The logic interface to the carrier board is made through connector P1. Not all of the IP logic P1 pin functions are used (refer to Table 2.6). P1 also provides +5V and  $\pm$ 12V to power the module

A Complex Programmable Logic Device (CPLD) installed on the IP Module provides an interface to the carrier board per ANSI/VITA 4-1995. It also produces the control signals for the A/D Converter as well as channel and gain selection signals.

#### IP320 vs. IP320A

The IP320A is a drop-in replacement upgrade for the IP320. The memory maps are identical and the analog tolerances either improved overall or remained unchanged on the IP320A. Due to hardware differences between the two versions, there are some slight changes in the operation and specification of the IP320A, through they should remain unnoticed by the end user. The following tables illustrate the differences between the IP320 and the IP320A.

**Memory Map Changes** 

Memory Map Changes					
	IP320	IP320A			
Control Register (Base Add + 0): Bit 14	Not Used.	Data Ready: Indicates if an A/D conversion is complete and valid data can be read from the ADC Data Register.			
Register Reset Condition	All values undefined.	All values "0".			
Not Used Address Space	R/W: Will not respond.	R/W: IP module responds w/ ACK*. All reads return "0".			

**Wait State Changes** 

	IP320	IP320A
ADC Convert Reg.	0 wait states	1 wait state
Write		
ADC Data Reg.	3 wait states min	2 wait states min
Read	68 wait states max	36 wait states max

Hardware specification changes

IP320 IP320A				
A/D Converter	ADS774KE	ADS8508		
Linearity Error <sup>1</sup>	±0.5 LSB	±0.45 LSB		
Unipolar Offset Err <sup>1</sup>	±2 LSB	±2.05 LSB		
Bipolar Offset Err <sup>1</sup>	±4 LSB	±0.41 LSB		
F.S. Cal. Error <sup>1</sup>	0.25%	0.5%		
Conversion Time <sup>1</sup>	8.5μs	4.5μs		
PGA	PGA203KP	PGA206AU		
Linearity Error <sup>1</sup>	±0.012%	±0.005%		
RTI Error <sup>1</sup>	2mV +24mV/Gain	2.5mV		
Gain Error <sup>1</sup>	0.25%	0.1%		
Input Setting Time	8.5μs (10V step)	5.2μs (20 V step)		
to 0.01% of F.S. <sup>1</sup>				
Input Range	Via Jumper J3/J4	Via DIP Switch		
Selection				

<sup>1.</sup> Statistical Maximum values at 25°C.

Note that the change in the A/D Converter has caused the uncalibrated errors to change. The offset error has decreased significantly, while the gain error increased. Combined, the overall uncalibrated error has decreased. The calibrated tolerances remain the same.

#### **Power**

	IP320	IP320A
+5V	270mA Typical	90mA Typical
T3V	350mA Maximum	210mA Maximum
+12V	12mA Typical	15mA Typical
+12V	20mA Maximum 25mA Maximum	
-12V	8mA Typical	13mA Typical
-12V	20mA Maximum	25mA Maximum

Finally, note that the IP320 and the IP320A may not give the exact same data values when interchanged due to the differences in the hardware. However, all values will remain within the specified tolerances given in this manual.

#### **5.0 SERVICE AND REPAIR**

#### **SERVICE AND REPAIR ASSISTANCE**

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burn-in room at elevated temperature, and retested before shipment.

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

#### PRELIMINARY SERVICE PROCEDURE

Before beginning repair, be sure that all of the procedures in Section 2, Preparation For Use, have been followed. Also, refer to the documentation of your carrier board to verify that it is correctly configured. Verify that there are no blown fuses. Replacement of the carrier and/or IP with one that is known to work correctly is a good technique to isolate a faulty board.

CAUTION: POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS

#### WHERE TO GET HELP

If you continue to have problems, your next step should be to visit the Acromag worldwide web site at <a href="http://www.acromag.com">http://www.acromag.com</a>. Our web site contains the most up-to-date product and software information.

Go to the "Support" tab to access:

- Application Notes
- Frequently Asked Questions (FAQ's)
- Product Knowledge Base
- Tutorials
- Software Updates/Drivers

An email question can also be submitted from within the Knowledge Base or directly from the "Contact Us" tab.

Acromag's application engineers can also be contacted directly for technical assistance via telephone or FAX through the numbers listed below. When needed, complete repair services are also available.

Phone: 248-624-1541 Fax: 248-624-9234

Email: solutions@acromag.com

#### 6.0 SPECIFICATIONS

#### **GENERAL SPECIFICATIONS**

Physical Configuration	Single Industrial I/O Pack
Module Length Width	
Board Thickness	0.062 in. (1.59 mm)
Max Component Height	0.314 in. (7.97 mm)
Connectors:	,
P1 (IP Logic Interface)	50-pin female receptacle header (AMP 173279-3 or equivalent).
P2 (Field I/O)	50-pin female receptacle header (AMP 173279-3 or equivalent).
Power:	(
+5 Volts (±5%)	90mA Typical, 210mA Maximum
+12 Volts (±5%) from P1 or	r15mA Typical, 25mA Maximum
+15 Volts (±5%) from P2	(See Note 1)
-12 Volts (±5%) from P1 or	13mA Typical, 25mA Maximum
-15 Volts (±5%) from P2	(See Note 1)
Note:	,
<del></del>	

 The ±12 volt power supplies are normally supplied through P1 (logic interface connector). Optionally (jumper selectable on the IP), the user may connect external ±15 volt supplies through the field I/O interface connector, P2.

#### **ENVIRNOMENTAL**

Operating Temperature	
Relative HumidityStorage Temperature	40 to +125°C Logic and field commons have
Radiated Field Immunity (RFI)	a direct electrical connectionComplies with EN61000-4-3 (10V/m, 80 to 1000MHz AM & 900MHz. keyed) and European Norm EN50082-1 with error
Conducted RF Immunity (CRFI)	less then ±0.25% of FS. Complies with EN61000-4-6 3V/rms, 150KHz to 80MHz) and European Norm EN50082-1 with error less then ±0.25% of FS.
Electromagnetic Interference	
Immunity (EMI)	.No digital upset under the influence of EMI from switching solenoids, commutator motors, and drill motors.
Electrostatic Discharge	
Immunity (ESD)	Complies with EN61000-4-2 Level 3 (8KV enclosure port air discharge) and Level 2 (4KV enclosure port contact discharge) and European Norm EN50082-1.
Surge Immunity	Not required for signal I/O per European Norm EN50082-1.
Electric Fast Transient	
Immunity EFT	. Complies with EN61000-4-4 Level 2 (0.5KV at field I/O terminals) and European Norm EN50082-1.

Radiated Emissions..... Meets or exceeds European Norm EN50081-1 for class B equipment. Shielded cable with I/O connections in shielded enclosure are required to meet compliance.

#### **ANALOG INPUTS**

System Accuracy (See Note 4).... The maximum corrected (i.e. calibrated) error is summarized in the following table as the worst case accuracy possible for each range. It is the sum of error components due to ADC quantization of the low and high calibration signals, PGA and ADC linearity error, and the absolute errors of the recommended calibration voltages at 25°C. Typical accuracies are significantly better.

#### Maximum Overall Calibrated Error @ 25°C

maximum o total cambiated 2000			
Input Range (Volts)	PGA Gain	ADC Range (Volts)	Max Error ±LSB (% Span)
-5 to +5	1	-5 to +5	1.8 (0.044)
-2.5 to +2.5	2	"	2.1 (0.051)
-1.25 to +1.25	4	"	2.5 (0.061)
-0625 to +0.625	8	"	2.9 (0.071)
-10 to +10	1	-10 to +10	2.8 (0.069)
-5 to +5	2	"	1.8 (0.044)
-2.5 to +2.5	4	"	2.1 (0.051)
-1.25 to +1.25	8	"	2.5 (0.061)
0 to +10	1	0 to +10	3.2 (0.078)
0 to +5	2	"	2.2 (0.055)
0 to +2.5	4	"	3.1 (0.076)
0 to +1.25	8	"	5.1 (0.125)

Settling Time (20V step)	5.2uS to 0.01% of FSR.
A/D Conversion Time	4.5uS Maximum.
A/D Triggers	External and Software.
Maximum Conversion Rate	200KHz Maximum.
Recommended Conversion Rate	100KHz Maximum.
Input Noise	0.2 LSB rms, Typical.
Temperature Coefficient	See specification of calibration
	voltages

Programmable Calibration Voltages follow:

Calib. Signal	Ideal Value (Volts)	Maximum Tolerance @25°C (Volts)	Max Temperature Drift (ppm/°C)
Auto Zero	0.0000	±0.0002	0
CAL0	4.9000	±0.0005	±15
CAL1	2.4500	±0.0005	±20*
CAL2	1.2250	±0.0004	"
CAL3	0.6125	±0.0002	"

<sup>\*</sup> Worst case temperature drift is the sum of the ±15 ppm/OC drift of the calibration voltage reference, plus the  $\pm 5$ ppm/OC drift of the resistors in the voltage divider.

- 2. Range assumes the programmable gain is equal to one. Additional ranges are created with other gains. Divide the listed range by the programmable gain to determine the actual input range. Input signal ranges may actually fall short of reaching the specified endpoints due to hardware limitations. For example, if an input may reach zero volts or less, a bipolar input range should be selected.
- 3. These ranges can only be achieved with  $\pm 15$  Volt external power supplies. The input ranges will be clipped if ±12 Volt supplies are used, typically to ±9 Volt maximum inputs.
- 4. Follow the input connection recommendations of Section 2, because input noise and non-ideal grounds can degrade overall system accuracy. For critical applications multiple input samples can be averaged to improve performance. Accuracy is specified for the software conversion command. Use of the external hardware trigger input with software polling may degrade accuracy. Accuracy versus temperature depends on the temperature coefficient of the calibration voltage.

#### INDUSTRIAL I/O PACK COMPLIANCE

Specification  Electrical/Mechanical Interface	all written Industrial I/O Pack specifications per ANSI/VITA 4- 1995 for 8MHz operation.
I/O Space (IOSEL*)	.16-bit word read of 12-bit left- justified ADC data; 16-bit read/write of control register; conversion request (write).
ID Space (IDSSEL*)	.8-bit: Supports Type 1, 32 bytes per IP (Consecutive odd byte address).
Interrupt Space (INTSEL*)	.Not Used.

Access Times (8MHz Clock):

#### Note:

The 2 wait states specified assume that the previous conversion has been completed, and that data is available to be read. If a conversion is in progress, the command will institute wait states until the data can be delivered. This could take up to 4.5uS (32 wait states), maximum.

#### **APPENDIX**

#### CABLE: MODEL 5025-550-x (Non-Shielded) MODEL 5025-551-x (Shielded)

Type: Flat Ribbon Cable, 50-wires (female connectors at both ends). The cables are available in 4, 7, or 10 feet lengths. Custom lengths (12 feet maximum) are available upon request. Choose shielded or unshielded cable according to model number. The unshielded cable is recommended for digital I/O, while the shielded cable is recommended for optimum performance with precision analog I/O applications.

Application: Application: Used to connect Model 5025-552 termination panel to carrier board 50-pin field connectors.

Length: Last field of part number designates length in feet (4, 7, or 10 feet standard). It is recommended that this length be kept to a minimum to reduce noise and power loss.

Cable: 50-wire flat ribbon cable, 28 gage. Non-Shielded cable model uses Acromag Part 2002-211 (3M Type C3365/50 or equivalent). Shielded cable model uses Acromag Part 2002-261 (3M Type 3476/50 or equivalent).

Headers (Both Ends): 50-pin female header with strain relief. Header - Acromag Part 1004-512 (3M Type 3425-6600 or equivalent). Strain Relief - Acromag Part 1004-534 (3M Type 3448-3050 or equivalent).

Keying: Headers at both ends have polarizing key to prevent improper installation.

Schematic and Physical Attributes: For Shielded cable model, see Drawing 4501-463.

Shipping Weight: 1.0 pound (0.5Kg), packed.

#### **TERMINATION PANEL: MODEL 5025-552**

Type: Termination Panel For IP Carrier Boards
Application: To connect field I/O signals to the Industrial I/O
Pack (IP). Termination Panel: Acromag Part 4001-040
(Phoenix Contact Type FLKM 50). The 5025-552 termination
panel facilitates the connection of up to 50 field I/O signals
and connects to the AVME9630/9660/9668 or APC8620/21
non-intelligent carrier boards via a flat ribbon cable (Model
5025-550-x or 5025-551-x). The A-E connectors on the
carrier board connect the field I/O signals to the P2 connector
on each of the Industrial I/O Pack modules. Field signals are
accessed via screw terminal strips. The terminal strip
markings on the termination panel (1-50) correspond to P2
(pins 1-50) on the Industrial I/O Pack (IP). Each Industrial I/O
Pack (IP) has its own unique P2 pin assignments. Refer to
the IP module manual for correct wiring connections to the
termination panel.

Schematic and Physical Attributes: See Drawing 4501-464. Field Wiring: 50-position terminal blocks with screw clamps. Wire range 12 to 26 AWG.

Connections to Acromag non-intelligent carrier boards: P1, 50-pin male header with strain relief ejectors. Use Acromag 5025-550-x or 5025-551-x cable to connect panel to VME board. Keep cable as short as possible to reduce noise and power loss.

Mounting: Termination panel is snapped on the DIN mounting rail.

Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.

Operating Temperature: -40°C to +100°C. Storage Temperature: -40°C to +100°C. Shipping Weight: 1.25 pounds (0.6kg) packed.

#### TRANSITION MODULE: MODEL TRANS-GP

Type: Transition module for AVME9630/9660 boards.

Application: To repeat field I/O signals of IP modules A through D for rear exit from VME card cages. This module is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. Connects to Acromag termination panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within card cage, via flat 50-pin ribbon cable (cable Model 5025-550-X or 5025-551-X).


Schematic and Physical Attributes: See Drawing 4501-465. Field Wiring: 50-pin header (male) connectors (3M 3433-D303 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to Acromag termination panel 5025-552 from the rear of the card cage, or to AVME9630/9660/9668 boards within card cage, via flat 50-pin ribbon cable (cable Model 5025-550-X or 5025-551-X).

Connections to AVME9630/9660: 50-pin header (male) connectors (3M 3433-1302 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to AVME9630/9660 boards within the card cage via flat 50-pin ribbon cable (cable Model 5025-550-X or 5025-551-X). Transition module is inserted into a 6U-size, single-width slot at the rear of the VMEbus card cage.

Mounting: Transition module is inserted into a 6U-size, singlewidth slot at the rear of the VMEbus card cage.

Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.

Operating Temperature: -40 to +85°C. Storage Temperature: -55°C to +105°C. Shipping Weight: 1.25 pounds (0.6Kg) packed.



ANALOG INPUT RANGE SELECTION (DIP Switch Settings)

(0			
SWITCH SETTINGS OFF	2,5,6,7,8	1,3,4,7,8	2,5,6,8,9
SWITCH SETTINGS ON	1,3,4,9	2,5,6,9	1,3,4,7
REQUIRED INPUT TYPE	Bipolar	Bipolar	Unipolar
REQUIRED INPUT SPAN (VOLTS)	10	20	10
DESIRED ADC INPUT RANGE * (VDC)	-5 TO +5**	-10 TO +10***	Ø TO +10***

\*\* THE BOARD IS SHIPPED WITH THE DEFAULT DIP SWITCH SETTING FOR THE -5 TO +5 VOLT ADC INPUT RANGE AS SHOWN IN THE ABOVE DIAGRAM.

\*\*\* THESE RANGES CAN ONLY BE ACHIEVED WITH
+/-15 VOIT EXTERNAL POWER SUPPLIES. THE INPUT
RANGES WIT BE CLIPPED IF +/-12 VOIT SUPPLIES
ARE USED, TYPICALLY TO +/-85 VOLT MAXIMUM INPUTS.

\* INTERNAL AND EXTERNAL SUPPLIES SHOULD NOT BE MIXED (E.G. DO NOT USE +12 VOLTS WITH -15 VOLTS).

\*\* THE BOARD IS SHIPPED WITH THE DEFAULT JUMPER SETTING FOR +/- 12 VOLT SUPPLIES AS SHOWN IN THE DIAGRAM ABOVE.

J2 (2 & 3) DO T

J2 (1 & 2)

J1 (2 & 3)

J1 (1 & 2) Z

POWER SUPPLY SELECTION \*

OUT

+/-12 VOLT (INTERNAL, P1)\*\* +/-15 VOLT (EXTERNAL, P2)

POWER SUPPLY SELECTIONS (PINS OF J1 AND J2)

4502-043A

IP320A JUMPER LOCATIONS

SEE NOTE 2


NOTES:


- SEE NOTE 1

1. SHIELDED CABLE IS RECOMMENDED FOR LOWEST NOISE. SHIELD IS CONNECTED TO GROUND REFERENCE AT ONE END ONLY TO PROVIDE SHIELDING WITHOUT GROUND LOOPS.


2. REFERENCE CHANNELS TO ANALOG COMMON, IF THEY WOULD OTHERWISE BE FLOATING. CHANNELS ALREADY HAVING A GROUND REFERENCE MUST NOT BE CONNECTED TO ANALOG COMMON, TO AVOID GROUND LOOPS.

 EXTERNAL SUPPLIES CAN BE USED BY JUMPERING, IT IS RECOMMENDED THAT THE SUPPLY COMMONS BE CONNECTED TO ANALOG COMMON.






4501-435A




#### ASSEMBLY PROCEDURE:

- 1. THREADED SPACERS ARE PROVIDED IN TWO DIFFERENT LENGTHS.
  THE SHORTER LENGTH IS FOR USE WITH AVME 9630/9660 CARRIER
  BOARDS (SHOWN). CHECK YOUR CARRIER BOARD TO DETERMINE ITS
  REQUIREMENTS. MOUNTING HARDWARE PROVIDED MAY NOT BE
  COMPATIBLE WITH ALL TYPES OF CARRIER BOARDS.
- 2. INSERT FLAT HEAD SCREWS (ITEM A) THROUGH SOLDER SIDE OF IP MODULE AND INTO HEX SPACERS (ITEM B) AND TIGHTEN (4 PLACES) UNTIL HEX SPACER IS COMPLETELY SEATED.
- 3. CAREFULLY ALIGN IP MODULE TO CARRIER BOARD AND PRESS TOGETHER UNTIL CONNECTORS AND SPACERS ARE SEATED.
- INSERT PAN HEAD SCREWS (ITEM C) THROUGH SOLDER SIDE
   OF CARRIER BOARD AND INTO HEX SPACERS (ITEM B) AND
   TIGHTEN (4 PLACES).

IP MODULE TO CARRIER BOARD MECHANICAL ASSEMBLY 4501-434B



MODEL 5025-551-x SCHEMATIC MODEL 5025-551-x SIGNAL CABLE, SHIELDED 4501-463A



TRANS-GP MECHANICAL DIMENSIONS AND SIMPLIFIED SCHEMATIC 4501-465A